Power dissipation and area comparison of 512-bit and 1024-bit key AES
نویسندگان
چکیده
منابع مشابه
Factorization of a 512-Bit RSA Modulus
On August we completed the factorization of the bit digit number RSA with the help of the Number Field Sieve factoring method NFS This is a new record for factoring general numbers Moreover bit RSA keys are frequently used for the protection of electronic commerce at least outside the USA so this factorization represents a breakthrough in research on RSA based systems The previous record factor...
متن کاملOn the Security of 1024-bit RSA and 160-bit Elliptic Curve Cryptography
Meeting the requirements of NIST’s new cryptographic standards means phasing out usage of 1024-bit RSA and 160-bit elliptic curve cryptography (ECC) by the end of the year 2010. This write-up comments on the vulnerability of these systems to an open community attack effort and aims to assess the risk of their unavoidable continued usage beyond 2010 until the migration to the new standards has b...
متن کاملArchitecture based on MD5 and MD5-512 Bit Applications
Researchers have found many flaws in hash function such as MD5 algorithm. It has been one of the most widely used hash algorithm and it has been indicated that there is a security threat in the algorithm. Furthermore, a MD5 hash output may not offer sufficient protection in the near future. So in this paper, to provide higher security protection for MD5 and MD5-512 bit algorithm unified archite...
متن کاملOptimum Drill Bit Selection by Using Bit Images and Mathematical Investigation
This study is designed to consider the two important yet often neglected factors, which are factory recommendation and bit features, in optimum bit selection. Image processing techniques have been used to consider the bit features. A mathematical equation, which is derived from a neural network model, is used for drill bit selection to obtain the bit’s maximum penetration rate that corresponds ...
متن کامل128 Bit Low Power and Area Efficient Carry Select Adder
Carry Select Adder (CSLA) which provides one of the fastest adding performance. Traditional CSLA require large area and more power. Recently a new CSLA adder has been proposed which performs fast addition, while maintaining low power consumption and less area. This work mainly focuses on implementing the 128 bit low power and area efficient carry select adder using 0.18 μm CMOS technology. Base...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Computers & Mathematics with Applications
سال: 2013
ISSN: 0898-1221
DOI: 10.1016/j.camwa.2012.01.035